

N and P- Channel 30-V (D-S) MOSFET

GENERAL DESCRIPTION

The 4606 is the N and P Channel logic enhancement mode power field effect transistors are produced using high cell density , DMOS trench technology. This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application such as cellular phone and notebook computer power management and other battery

loss are needed in a very small outline surface mount package.

FEATURES

- $R_{DS(ON)} \leq 25m\Omega @ V_{GS}=10V$ (N-Ch)
- $R_{DS(ON)} \leq 40m\Omega @ V_{GS}=4.5V$ (N-Ch)
- $R_{DS(ON)} \leq 35m\Omega @ V_{GS}=-10V$ (P-Ch)
- $R_{DS(ON)} \leq 58m\Omega @ V_{GS}=-4.5V$ (P-Ch)
- Super high density cell design for extremely low $R_{DS(ON)}$
- Exceptional on-resistance and maximum DC current capability



APPLICATIONS

- Power Management
- DC/DC Converter
- LCD TV & Monitor Display inverter
- CCFL inverter
- LCD Display inverter

PIN CONFIGURATION

(SOP-8)

Top View



Ordering Information: 4606 (Pb-free)

N-Channel MOSFET P-Channel MOSFET

Absolute Maximum Ratings ($T_A=25^\circ C$ Unless Otherwise Noted)

| Parameter | Symbol | N-Channel | P-Channel | Unit |
|--|-----------------|-----------------|-----------------|--------------|
| | | Maximum Ratings | Maximum Ratings | |
| Drain-Source Voltage | V_{DS} | 30 | -30 | V |
| Gate-Source Voltage | V_{GS} | ± 20 | ± 20 | |
| Continuous Drain Current | I_D | 7.1 | -6 | A |
| | | 5.7 | -4.8 | |
| Pulsed Drain Current | I_{DM} | 28 | -24 | W |
| Maximum Power Dissipation | P_D | 2 | 2 | |
| | | 1.3 | 1.3 | |
| Operating Junction Temperature | T_J | -55 to 150 | | |
| Thermal Resistance-Junction to Ambient * | $R_{\theta JA}$ | 62.5 | 62.5 | $^\circ C/W$ |

*The device mounted on 1in2 FR4 board with 2 oz copper

N and P- Channel 30-V (D-S) MOSFET


Electrical Characteristics ($T_A = 25^\circ C$ Unless Otherwise Specified)

| Symbol | Parameter | Conditions | | Min | Typ | Max | Unit |
|----------------|---|---|--------------|-------------|-------------|------------------------|-----------|
| STATIC | | | | | | | |
| $V_{(BR)DSS}$ | Drain-Source Breakdown Voltage | $V_{GS}=0V, I_D=250 \mu A$ $V_{GS}=0V, I_D=-250 \mu A$ | N-Ch P-Ch | 30 -30 | | | V |
| $V_{GS(th)}$ | Gate Threshold Voltage | $V_{DS}=V_{GS}, I_D=250 \mu A$ $V_{DS}=V_{GS}, I_D=-250 \mu A$ | N-Ch P-Ch | 1.0 -1.0 | | 3.0 -3.0 | V |
| I_{GSS} | Gate Leakage Current | $V_{DS}=0V, V_{GS}=\pm 20V$ | N-Ch P-Ch | | | ± 100 ± 100 | nA |
| I_{DSs} | Zero Gate Voltage Drain Current | $V_{DS}=30V, V_{GS}=0V$ $V_{DS}=-30V, V_{GS}=0V$ | N-Ch P-Ch | | | 1 -1 | μA |
| $R_{DS(ON)}$ | Drain-Source On-State Resistance ^a | $V_{GS}=10V, I_D= 6.7A$ $V_{GS}=-10V, I_D= -6.1A$ | N-Ch P-Ch | | 21 30 | 25 35 | $m\Omega$ |
| | | $V_{GS}=4.5V, I_D= 5.0A$ $V_{GS}=-4.5V, I_D= -5.0A$ | N-Ch P-Ch | | 32 40 | 40 57 | |
| V_{SD} | Diode Forward Voltage | $I_S=1.7A, V_{GS}=0V$ $I_S=-1.7A, V_{GS}=0V$ | N-Ch P-Ch | | 0.8 -0.8 | 1.2 -1.2 | V |
| DYNAMIC | | | | | | | |
| Q_g | Total Gate Charge | N-Channel $V_{DS}=15V, V_{GS}=10V, I_D=6.7A$ P-Channel $V_{DS}=-15V, V_{GS}=-10V, I_D=-6.1A$ | N-Ch P-Ch | | 12 21 | | nC |
| Q_{gs} | Gate-Source Charge | | N-Ch P-Ch | | 2 4 | | |
| Q_{gd} | Gate-Drain Charge | | N-Ch P-Ch | | 2.5 6 | | |
| C_{iss} | Input Capacitance | N-Channel $V_{DS}=15V, V_{GS}=0V, f=1MHz$ P-Channel $V_{DS}=15V, V_{GS}=0V, f=1MHz$ | N-Ch P-Ch | | 360 840 | | pF |
| C_{oss} | Output Capacitance | | N-Ch P-Ch | | 70 120 | | |
| C_{rss} | Reverse Transfer Capacitance | | N-Ch P-Ch | | 17 32 | | |
| R_g | Gate Resistance | $V_{DS}=0V, V_{GS}=0V, f=1MHz$ | N-Ch P-Ch | | 0.5 5.5 | | Ω |
| $t_{d(on)}$ | Turn-On Delay Time | N-Channel $V_{DD}=15V, R_L = 15\Omega$ $I_D=1A, V_{GEN}=10V, R_G=6\Omega$ | N-Ch P-Ch | | 9.3 32 | | ns |
| t_r | Turn-On Rise Time | | N-Ch P-Ch | | 14 13 | | |
| $t_{d(off)}$ | Turn-Off Delay Time | | N-Ch P-Ch | | 32 58 | | |
| t_f | Turn-Off Fall Time | | N-Ch P-Ch | | 3.2 6.8 | | |






Notes: a. Pulse test; pulse width $\leq 300\mu s$, duty cycle $\leq 2\%$

N and P- Channel 30-V (D-S) MOSFET

Typical Characteristics ($T_J = 25^\circ\text{C}$ Noted)







N-CHANNEL



N and P- Channel 30-V (D-S) MOSFET


Typical Characteristics ($T_J = 25^\circ\text{C}$ Noted)

N-CHANNEL








N and P- Channel 30-V (D-S) MOSFET

Typical Characteristics ($T_J = 25^\circ\text{C}$ Noted)







P-CHANNEL



N and P- Channel 30-V (D-S) MOSFET


Typical Characteristics ($T_J = 25^\circ\text{C}$ Noted)

P-CHANNEL



N and P- Channel 30-V (D-S) MOSFET

SOP-8 Package Outline



- Note:
1. Refer to JEDEC MS-012AA.
 2. Dimension "D" does not include mold flash, protrusions or gate burrs . Mold flash, protrusions or gate burrs shall not exceed 0.15 mm per side.